[Pl-seminar] [Fwd: Mitchell Wand] Jonathan Bowen @ COE 4/17: Talk on formal semantics of Verilog

Mitchell Wand wand at ccs.neu.edu
Wed, 10 Apr 2002 12:40:55 -0400

Re-mark your calendars:  Jonathan Bowen will now speak twice on 4/17:
in pl-seminar at our usual time (930), as well as to the engineers at
300.  This will allow the talk to be tailored to the different

The regular talk announcement will go out later this week.


------- start of forwarded message (RFC 934 encapsulation) -------
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Return-Path: <wand@ccs.neu.edu>
Delivered-To: wand@alnilam.ccs.neu.edu
X-Mailer: VM 6.95 under Emacs 19.34.1
From: Mitchell Wand <wand@ccs.neu.edu>
To: pl-seminar@ccs.neu.edu
Subject: Jonathan Bowen @ COE 4/17: Talk on formal semantics of Verilog
Date: Mon, 8 Apr 2002 16:24:08 -0400

Wednesday April 17 at 3pm in 406 Egan


The Operational Semantics and Animation of the VERILOG Hardware Description


Prof. Jonathan P. Bowen, South Bank University, London, UK


The VERILOG Hardware Description Language (HDL) is widely used in
industry, despite the fact that the semantics is only informally
defined as an IEEE standard. This talk presents a formalization of the
key aspects of VERILOG using an operational semantics approach. The
semantics have been formulated using the logic programming language
Prolog. This allows the possibility of animating VERILOG programs
directly from the semantic description. Using this approach enables
the exploration of sometimes subtle behaviours of parallel programs
and the possibility of rapid changes or additions to the semantics of
the language covered. It also acts as a check on the validity of the
operational semantics.

[No specialist knowledge of formal semantics will be
assumed. Knowledge of a Hardware Description Language would be
------- end -------